# On the Stability and Robustness of Non-Synchronous Circuits with Timing Loops

Matthias Függer, Gottfried Fuchs, Ulrich Schmid and Andreas Steininger

Vienna University of Technology Embedded Computing Systems Group {fuegger, fuchs, schmid, steininger}@ecs.tuwien.ac.at







#### The main messages

- sketch DARTS clocking scheme for SoC
- study systematic timing variations in asynchronous circuits
- influence of k-of-n voting (fault tolerance) on
  - tractability of analysis
  - stability
  - robustness

#### Clocking in SoCs

#### synchronous SoC



- ✓ global synchrony (< 1 tick)</li>
  ✓ single point of failure
- © very powerful abstraction efficient metastability-free communication
- ③ nanoscale requires fault tolerance for clocks as well [Seifert et al.]

#### Clocking in SoCs

#### synchronous SoC DARTS GALS



- ✓ global synchrony (< 1 tick)</li>
- Single point of failure

- ✓ global synchrony(> 1 tick)
- ✓ no single point of failure
- NO (inherent) global synchrony
- ✓ no single point of failure

#### **DARTS Principle & Implementation**

Distributed Algorithms for Robust Tick Synchronization



#### Properties of the DARTS Clock

✓ precision of a few clock cycles & bounded accuracy

- can be guaranteed by formal proof [EDCC06, PODC09]
- on condition of some (weak) routing constraints
- ✓ a system of 3*f*+2 nodes can tolerate *f* Byzantine faults (nodes and interconnect)
  - guaranteed by the same formal proof
- ? stability of clock frequency
  - important for many applications
  - BUT: adaptive systems cannot be completely stable
- ? robustness of clock frequency
  - important for nanotechnology
  - variations (tolerances, environment, memb-ship) affect frequency

#### An Interesting Observation





7

#### A Closer Look...

- ➤ theoretical model
  - min/max/+ algebra difference equation
- ➤ simplify problem
  - simplify algorithm

✓ wait-for-all instead of k-of-n

✓ no concurrency (one rule)

can use max/+ algebra diff equ

- from nonlinear control theory
  - game theory
  - asynchronous logic

- simplify model topology
  - ✓ 3 nodes only





longest paths of length k ending in node P determine P's round times

![](_page_9_Figure_0.jpeg)

#### Is this Relevant for HW Designers?

#### timing oscillations in all asynchronous architectures

- with reasonable complexity
- under some conditions that may not always apply
- usually not an issue in asynchronous designs
- still should be known and considered
- theory largely available (max/+ algebra)
- > the specific problems when **fault tolerance** is required
  - concurrent execution of two (or more) rules
  - use of k-of-n thresholds instead of wait-for-all
  - same principle but requires complex min/max/+ algebra

#### **Our Current Status wrt Stability**

- ✓ identified appropriate formalism
- ✓ developed simulation environment
- derived conditions for oscillation for simplified case (max/+)
- applying "Duality Conjecture" to explore complex case (min/max/+)

![](_page_11_Figure_5.jpeg)

#### **Our Current Status wrt Robustness**

good robustness against delay variations
wait-for-all causes saturation (masks "faster than slowest")
k-of-n causes 2<sup>nd</sup> saturation ("also masks slower than k<sup>th</sup>")

![](_page_12_Figure_2.jpeg)

#### Still a Far Way to Go

- need efficient algorithms for min/max/+ algebra to characterize
  - mean rate
  - maximum swing
  - transient phase length
- > explore more complicated cases
- consider real worls effects
  - noise and jitter
  - rise/fall asymmetry, ...

#### Conclusion

- nanoelectronics needs > adaptive timing
  - ➤ fault tolerance
  - ➤ robustness
- > round times in asyn loops can show systematic variance
- characterization possible for wait-for-all architectures (max/+ algebra)
- FT solutions need k-of-n architectures
- > this severely complicates the analysis (min/max/+ alg.)
- k-of-n improves asynchronous designs' robustness

## Thank you!

### The DARTS Architecture

![](_page_16_Figure_1.jpeg)

- modules FU<sub>i</sub> augmented with simple local clock unit (TG alg)
- TG algs communicate over dedicated bus (TG network) to generate local clocks
- need 3*f*+1 modules to tolerate *f* arbitrary clock faults

#### What we want...

![](_page_17_Figure_1.jpeg)

![](_page_17_Picture_2.jpeg)

### The DARTS clock-generation node

![](_page_18_Figure_1.jpeg)