

ON CMOS CIRCUIT RELIABILITY

FROM

THE
MOSFETS
AND THE
INPUT VECTORS

VALERIU BEIU AND WALID IBRAHIM




Structure of the presentation


- ◆ Classical view
- ◆ Ubiquitous ... variations
 - ❖ Thermal
 - ❖ Leakage
 - ❖ Vdd
 - ❖ Fabrication ...
- ◆ Detailed (atomistic) view
- ◆ Vth variations
- ◆ Gate-level simulations
- ◆ Conclusions

Classical view


- Nano-scale requires new materials and device structures
- New EDA solutions are needed for technology modeling and advanced lithography




Variations ... thermal




Variations ... leakage



Variations ... odd





VDD noise (Itanium, 90nm)





S. Naffziger, B. Stackhouse, T. Grutkowski, D. Josephson, J. Desai, E. Alon, and M. Horowitz
The Implementation of a 2-Core, Multi-Threaded Itanium Family Processor, *J. Solid-State Circ.*, Jan. 2006

Variations ... when fabricating




Variations ... misplacing atoms







Counting e^- ...



W



E. Pop: Movie of an 18nm ultra-thin body SOI, MONET & Medici (energy in eV on the right bar)




Oth variations

- ◆ Keyes 1975
- ◆ Hagigava et al. 1982
- ◆ Wong & Taur 1993
- ◆ Mizuno et al. 1994
- ◆ Wong et al. 1998
- ◆ Asenov 1998
- ◆ Random dopants, oxide thickness variations, line edge roughness, polysilicon granularity, interface roughness, high-k morphology
- ◆ $\sigma = t_{ox} N_A^{0.45} / (L_{eff} W_{eff})^{1/2}$

Latest results from Aseevov's group

The true shape of the distribution





Based on the simulation of 100000 transistors



*From
MOS
to
gates*





Hard logic faults







*Devices
get into
the picture*




Probability density functions




nMOS ... V_{th} at $V_{DD}/2, 1/3, 1/4$




Inverter (noise at $V_{DD}/3, 1/4, 1/5 \dots$)




NAND-2




NAND-2 ... 3D view



Inverter ... 2, 1.99, 1.98, 1.97



Inverter 3D (at 1.97)



THANK YOU