

Fault Tolerant Communication in 3D Integrated Systems

Vladimir Pasca, Lorena Anghel, Mounir Benabdenbi
TIMA Laboratory




Outline

- 3D Integration
 - Opportunities
 - Challenges and Solutions
- Fault Tolerant Communication in 3D Systems
- Experimental results
- Conclusion and Future Work





Increasing Computational Demands for Future Multimedia Applications





Global Interconnect Performance Bottleneck Problem

- RC delay increases exponentially
 - In 65nm technology, RC delay of 1mm wire at minimum pitch = 100X NMOSFET delay
- Increasing dynamic power consumption on wires
 - 51% of dissipated power on wires
- Global interconnect length does not scale
 - Chip size ~constant
 - Longer wires



3D TSV Integration

- Stack active silicon layers (CMOS, CIS, RF, etc.)
- Connect layers with Thru-Silicon Vias (TSV)
 - Replace long (~mm) global 2D interconnects with shorter (~10s μm) TSV
 - » Reduce RC delays
 - » Reduce power dissipation



(Source: P. LEDUC - D43D 2009)

Challenges of 3D TSV Integration

▪ Poor TSV Yield and Reliability


- High TSV defect rates
 - » XY misalignment
 - » Tilted Z alignment
 - » Void formation
 - » Height variation, etc.

▪ Sub-optimal High Density TSV process

- TSV pitch between 1 and ~tens μm

▪ Heat Removal and Thermal Management

▪ Development and manufacturing cost




(Source: I. LOI - ICCAD 2010)



3D Integration and Systems-on-Chip

▪ SoC interconnect fabric

- Scalable
- Good performance metrics
 - » Latency
 - » Bandwidth
 - » Throughput



▪ 7

28/06/2010

▪ 3D SoC interconnect fabric

- Nodes connected by *LINKS*
- Adaptable to the IP block and TSV distribution
- Mix of interconnect technologies
 - » M₉-M₇ for horizontal (intra-die) links
 - » TSV for vertical (inter-die) links
- Examples:
 - » 3D Network-on-Chip
 - » Vertical Bus
 - » Hybrid approaches



Vertical Communication Challenges and Solutions

▪ High TSV defect rates

- Dynamic Hardware Redundancy
 - » Loi ICCAD'08, Hu ISSCC'09: TSV repair

▪ Noise

- Grange'08: TSV shielding
- Coding (?)

▪ 3D clock distribution trees

- Inter-layer desynchronization
 - » Loi DATE'09: mesochronous communication
 - » Darve DATE'10: asynchronous serial link

▪ Low TSV density

- Serial communication
 - » Pasricha DAC'09: high speed serial links
- Partial vertical connectivity
 - » Bartzas WASP'07, Rusu NORCHIP'09





Noise in 3D Integrated Systems

- High Self- & Mutual Wire Coupling

- Manufacturing defects
 - Process Variation

- Solution

- TSV Shielding



(Source: M. Grange DATE'09)

TSV Manufacturing Defects

▪ Fault Model

- Open
- Short
- High Capacitance (high delay)

▪ Detect faulty TSV

- Interconnect Tests (e.g. Grecu VTS'06)


▪ Replace faulty TSV with functional spare

- 2:1 repair – 1 repair TSV for every 2 functional (Kang ISSCC'09)
- 4:2 repair – 2 repair TSVs for every 4 functional (Kang ISSCC'09)
- TSV Doubling: 1 redundant TSV for every 1 functional
- TSV Tripling: 2 redundant TSVs for every 1 functional
- Loi: redundant TSV for every column in TSV bundle (ICCAD'08)




Yield improvement by TSV redundancy

Assumptions:
• 1000 functional TSVs
• Non-correlated TSV defects



Fault Tolerant Vertical Link

- Encode data bits with error correction codes
- Map code bits on fault free TSV
 - Link configuration
 - After TSV interconnect tests
 - Use the test diagnosis vector to replace faulty TSV with spares




Single Error Correction Coding

- Information redundancy

- Append error check bits
 - » P_2-P_0
 - Correct any single error
 - » $D_3-D_0P_2-P_0$

- Code Bits

- Data Bits + Error Check Bits
 - Data Bits x Generator Matrix G



$$G_{(7,4)} = \begin{bmatrix} 1 & 0 & 0 & 0 & 1 & 1 & 1 \\ 0 & 1 & 0 & 0 & 1 & 1 & 0 \\ 0 & 0 & 1 & 0 & 1 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 1 & 1 \end{bmatrix}$$


- Examples

- Hamming / Extended Hamming
 - » Detect multiple errors and correct single errors
 - » Data bit D_i checked by parity bit P_j iff i expressed using 2^j
 - Hsiao
 - » Detect multiple errors and correct single errors
 - » Optimized implementation for minimal area/power/delay



Block / Interleaved Single Error Correction Coding

- 3D integrated systems
 - High noise levels & high inter-wire coupling
 - » HIGH TRANSIENT ERROR RATE !
 - » BURST TRANSIENT ERRORS !
 - Multiple error correction capabilities
 - » Split transmitted data in smaller groups
 - » Interleave coded data bit groups




How many groups ?

▪ Noise

- Normal Gauss distribution: σ_N, μ_N
- Error probability on a single wire ε
 - » V_{DD} voltage swing
- Inter-wire coupling
 - » Burst error probability


$$\varepsilon = \int_{\frac{V_{dd}}{2\sigma_N}}^{\infty} \frac{1}{\sqrt{2\pi}} e^{-x^2/2} dx$$

(Hedge TVLSI'2000)



▪ M-bit burst error probability


- Find M: $P(M) < P_{TH}$ (e.g. $1e-8$)
- Split data in M groups
- Correct up to M errors



TSV Spare and Replace

- **TSV Fault models**
 - Open: non-conducting
 - Short: leaking
 - Delay: high capacitance

- **TSV Repair**
 - Detect faulty TSV
 - » Interconnect Tests
 - Remap transmitted data bits on fault free TSVs



How many spares ?

▪ Misalignment defect

- Normal distribution with TSV pitch


▪ Single TSV defect probability

- P_{WIRE}


▪ N wires with R spares

- At least N functional TSV
- Target yield Y
- Find R such that:

$$Y \leq \sum_{i=N}^{N+R} C_N^i (P_{WIRE})^i (1 - P_{WIRE})^{N+R-i}$$



(Source: P. Leduc ITC'07)




Matrix control signal generation

- **Interconnect test diagnosis vector (DV)**

- Identifies faulty TSVs

- **Control signal T_{ij}**

- Map data bit X_i on TSV Y_j
 - Iff functional TSV Y_j
 - Iff X_i is not mapped on other TSVs
 - Iff no other bit is mapped on Y_j



$$T_{ij} = \overline{DV_J} \cdot \overline{T_{i,N+R-1}} \cdot \overline{\dots T_{i,j+1}} \cdot \overline{T_{N-1,j}} + \dots + T_{i+1,j}$$

- For faulty TSV Y_4

$$\begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 \end{bmatrix}$$

- For faulty TSV Y_2

$$\begin{bmatrix} 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 \end{bmatrix}$$



Experimental Results

- **Impact of fault tolerance on**

- **Link area**
 - **Link dissipated power**

- **Experimental Setup**

- 65nm technology
 - TSV fault rates up to 5%
 - 1-bit, 2-bit and 4-bit transient errors
 - » SEC code: Extended Hamming
 - » One / Two / Four SEC blocks
 - **Ignore area penalty of spare TSVs**




Link Area

- Increase burst error probability
 - Area overhead ~30%
 - » Extra coding / detection / correction modules
 - » More spares for targeted yield

- Increases defect probability


- More spares
- Area OH
 - » ~300%



Link Dissipated Power

- **Increases defect probability**

- Larger crossbars
 - » More TSV spares
- Power OH
 - » Up to ~300%



- **Increase burst error probability**

- Power overhead up to ~30%
 - » Extra coding / detection / correction modules
 - » Larger crossbars (more spares for targeted yield)



Conclusion and Future Work

- **TSV interconnects**

- Joint transient and permanent faults mitigation
 - » Interleaved SEC coding
 - » TSV spare & replace

- **High TSV fault rates → high overheads (up to ~300%)**

- **Future work**

- Unavailable spare TSV → Serial transmission
 - » Avoid high spare TSV area penalty

Fault Tolerant Communication in 3D Integrated Systems

Vladimir Pasca, Lorena Anghel, Mounir Benabdenbi

TIMA Laboratory



Additional Slides: TSV Pitch

