




Combined Defect and Fault Tolerance for Reconfigurable Nanofabrics

D. de Andrés, J.-C. Ruiz, D. Gil, P. Gil
{ddandres, jcruizg, dgil, pgil}@disca.upv.es






Conventional scaled CMOS




10%-40% defective cores

New information process technologies




~10% defective devices


New Design flow for reconfigurable computing



New Design flow for reconfigurable computing




New Design flow for reconfigurable computing






Future research work

- New design flow for reconfigurable nanocomputing
 - BIST/BISD strategies for reconfigurable nanofabrics
 - Automatic deployment of fault tolerance mechanisms
 - Fault-tolerance driven place and route algorithms
 - Reducing the dependency on a reliable (CMOS) external processor



Any question?

Thank you for
paying attention!



Combined Defect and Fault Tolerance for Reconfigurable Nanofabrics

D. de Andrés, J.-C. Ruiz, D. Gil, P. Gil
{ddandres, jcruizg, dgil, pgil}@disca.upv.es

