











Introduction

- Technology models and parameters
- Evaluation setup
- Evaluation results
- Conclusion





	2008.06.27 DSN08WS	3
	Crosstalk noise	
	Heat generation in each device	
	Voltage supply noises	
	Dopant variations	
	Chemical-Mechanically-Polished variations	
	Gate dielectric variations	
	Lithography-induced variations	
	Random process variations	
	reasons are becoming main issues	
	Random variations caused by the following	
	They can be typically classified as "Systema variations" and "Random variations"	atic
	are becoming more important	ons
ł		





- As VLSI technology advances, delay variations are becoming more important
- They can be typically classified as "Systematic variations" and "Random variations"
- Random variations caused by the following reasons are becoming main issues
- They exhibit almost complete randomness even in the neighborhood devices



2008.06.27











Asynchronous bundled data transfer circuits

Use some delay elements as a matched-delay whose delay is larger than the corresponding combinational circuit
 *Dstrobe* > *Ddatapath*



Delays of a combinational circuit and the corresponding delay elements are affected almost similarly by the changes in the operating environment

As random variations become large, the margin that guarantees the correct operations must become large





Asynchronous bundled data transfer circuits

Use some delay elements as a matched-delay whose delay is larger than the corresponding combinational circuit
 *Dstrobe* > *Ddatapath*



Delays of a combinational circuit and the corresponding delay elements are affected almost similarly by the changes in the operating environment

As random variations become large, the margin that guarantees the correct operations must become large



















The purpose of this study is to compare synchronous circuits and 4-phase dualrail encoded asynchronous circuits in the Moore's Law-based trend in chip development

We will show some evaluation results using 90nm, 65nm, 45nm, and 32nm process technologies







#### Introduction

- Technology models and parameters
- Evaluation setup
- Evaluation results
- Conclusion

### Technology models and parameters

ITRS (International Technology Roadmap of Semiconductors)

- A famous assessment of the semiconductor industry's technology requirements
- + It does not provide transistor models

Asynchronous circuits address ITRS challenges
 Impossible to move signals across large die within one clock cycle in a power-efficient manner
 Difficult to run control and dataflow processes at the same clock rate

Predicted shift to self-timed design style : 20% in 2012 and 40% in 2020

### Technology models and parameters



Model parameters based on the ITRS and PTM

Т	90nm				45nm			
	HP	LSP	HP	LSP	HP	LSP	HP	LSP
Leff[nm]	32	32	25	25	18	18	13	13
Vth[V]	0.195	0.482	0.134	0.534	0.103	0.535	0.093	0.547
Vdd[V]	1.1	1.2	1.1	1.2	1.0	1.1	0.9	0.95
Tox[nm]	1.2	2.1	1.1	1.9	0.65	1.4	0.5	1.1
Rdsw[Ohm]	180	180	200	180	180	180	170	180
<ul> <li>HP: High-Performance model which refers to chips of high complexity, high performance, and high energy dissipation</li> <li>LSP: Low-Standby-Power model which refers to chips of</li> </ul>								

LSP: Low-Standby-Power model which refers to chips of lower performance with the lowest possible static energy dissipation for mobile systems











#### Evaluation setup(1)



We evaluate the performance under the standard, the best, and the worst conditions in order to compare the variance of delays.

	(a) Standard	(b)Worst	(c)Best			
Process (PMOS, NMOS)	(Center, Center)	(Slow, Slow)	(Fast, Fast)			
Supply voltage [V]	Std value	Std value - 0.1	Std value + 0.1			
Temperature [C]	50	100	25			
<ul> <li>Synchronous cycle-time : max {D<sub>comb</sub> + D<sub>setup</sub> + D<sub>hold</sub>}</li> <li>Under the worst case conditions since a clock cycle must be decided considering the worst variations</li> <li>Self-timed cycle-time : ave{D<sub>work</sub> + D<sub>idle</sub>}</li> <li>Under the standard case conditions since they work in accordance with delay variations</li> </ul>						
Input vector differences : 100 random inputs (switch factor : 0.5)						
2008.06.27 DSN08WS 16						















Introduction

- Technology models and parameters
- Evaluation setup
- Evaluation results













#### Variation comparison





#### Variation comparison





## Energy dissipation comparison









### ISCAS89 delay comparison (HP)





#### ISCAS89 delay comparison (HP)



















# KOLL ISCAS89 energy comparison (LSP)



# ISCAS89 energy comparison (LSP)



### KOLA OFEN LABORATORY ISCAS89 energy comparison (LSP)







💭 🖬 Average energy-delay product (ED) of								
	self-timed circuits normalized by							
	synchronous ED							
	→ 32bit adder, 32bit shifter, 14 ISCAS89							
	benchmark circuits							
		90nm	65nm	45nm	32nm			
	HP	1.213	1.321	1.104	0.869			
	LSP	1.046	0.951	0.685	0.360			

Self-timed design styles are effective as the feature size decreases





- We have compared traditional synchronous circuits with self-timed circuits using the same standard cell libraries based on the Technology Roadmap of Semiconductors
- As the process feature size decreases, delay variations become large
  - Synchronous circuits are affected directly, resulting in slow circuits
  - The delays of self-timed circuits do not become so large since they depend on the average delay

Self-timed design styles are effective in the future technologies





