2nd Workshop on Dependable and Secure Nanocomputing

Anchorage, June 27, 2008

Modeling Microprocessor Faults on High-Level Decision Diagrams

R. Ubar, J.Raik, A.Jutman, M.Jenihhin Tallinn Technical University, Estonia

M.Instenberg, H.-D.Wuttke Ilmenau Technical University, Germany

Outline

- Introduction
- Motivations and contributions
- Discussion: faults and tests
- Fault modeling with Decision Diagrams
- Modeling microprocessor faults
- Experimental results
- Conclusions

Introduction

- Fault models are needed for
 - test generation,
 - test quality evaluation and
 - fault diagnosis
- To handle real physical defects is too difficult
- The fault model should
 - reflect accurately the behaviour of defects, and
 - be computationably efficient
- Usually combination of different fault models is used
- Fault model free approaches (!)

Introduction



- Transistor level faults
- Logic level faults
 - stuck-at fault model
 - bridging fault model
 - open fault model
 - delay fault model
- Register transfer level faults
- ISA level faults (MP faults)
- SW level faults
- Hierarchical fault handling
- Functional fault modeling

- High-Level models

Low-Level models



Motivations

Current situation:

- The efficiency of test generation (quality, speed) is highly depending on
 - the description method (level, language), and
 - fault models
- Because of the growing complexity of systems, gate level methods have become obsolete
- High-Level methods for diagnostic modeling are today emerging, however they are not still mature

Main disadvantages:

- The known methods for fault modeling are
 - dedicated to special classes (i.e. for microprocessors, for RTL, VHDL etc. languages...), not general
 - not well defined and formalized

Contributions

- High-Level Decision Diagrams are proposed for diagnostic modeling of digital systems
- A novel DD-based node fault model is proposed
- The fault model is simple and formalized
- Traditional high-level fault models for different abstraction levels of digital systems can be replaced by the new uniform fault model
- As the result,
 - the complexity of fault representation is reduced, and
 - the speed of test generation and fault simulation can be increased

Register Level Fault Models

RTL statement:

F

K: (If T,C) R_D ← F(R_{S1}, R_{S2}, ... R_{Sm}), → N

Components (variables) of the statement:


- K- labelT- timing conditionC- logical conditionR_D- destination registerR_s- source register
 - operation (microoperation)
- ← data transfer
- \rightarrow N jump to the next statement

RT level faults:


 $K \rightarrow K'$ - label faults $T \rightarrow T'$ - timing faults $C \rightarrow C'$ - logical condition faults $R_D \rightarrow R_D$ - register decoding faults $R_S \rightarrow R_S$ - data storage faults $F \rightarrow F'$ - operation decoding faults \leftarrow - data transfer faults $\rightarrow N$ - control faults $(F) \rightarrow (F)'$ - data manipulation faults

7

Fault Models and Tests




Hierarchical Fault Modeling




Logic Level Faults on SSBDDs

Fault modeling on Structurally Synthesized BDDs:




Data Path in Digital Systems




11

Decision Diagram of the Data Path

84						
	<u> </u>					
y 1	Function					
0	$M_1 = R_1$					
1	$M_1 = IN$					
<u>M</u> 2						
y ₂	Function					
<i>y</i> ₂ 0	$M_2 = R_1$					
1	$M_2 = IN$					
M 3						
y ₃	Function					
0	$M_3 = M_1 + R_2$					
1	$M_3 = IN$					
2	$M_3 = R_1$					
3	$M_3 = M_2^* R_2$					
R ₂						
y 4	Operation	Function				
0	Reset	$R_2 = 0$				
1	Hold	$R_2 = R'_2$				
2	Load	$R_2 = M_3$				



Faults and High-Level Decision Diagrams



Faults and High-Level Decision Diagrams

RTL-statement:


K: (*If* **T,C**) $R_D \leftarrow F(R_{S1}, R_{S2}, \dots, R_{Sm}), \rightarrow N$

Nonterminal nodes

RTL-statement faults: label, timing condition, logical condition, register decoding, operation decoding, control faults

Terminal nodes

RTL-statement faults: data storage, data transfer, data manipulation faults




Fault Modeling on DDS

Binary DD

with 2 terminal nodes and 2 outputs from each node

General case of DD

with $n \ge 2$ terminal nodes and $n \ge 2$ outputs from each node




Fault Model for Decision Diagrams

- Each path in a DD describes the behavior of the system in a specific mode of operation
- The faults having effect on the behaviour can be associated with nodes along the path
- A fault causes incorrect leaving the path activated by a test

Fault Model for Decision Diagrams


- D1: the output edge for *x*(*m*) = *i* of a node *m* is always activated
- D2: the output edge for *x*(*m*) = *i* of a node *m* is broken
- D3: instead of the given edge, another edge or a set of edges is activated

Microprocessor Modeling with S-Graphs




Test Generation for Microprocessors

High-Level DDs for a microprocessor (example):



Decision Diagrams for Microprocessors

High-Level DD-based structure of the microprocessor (example):




Faults affecting the operation of microprocessor can be divided into the following classes:

- addressing faults affecting register decoding;
- addressing faults affecting the instruction decoding and -sequencing functions;
- faults in the data-storage function;
- faults in the data-transfer function;
- faults in the data-manipulation function.


For multiplexers under a fault, for a given source address any of the following may happen:

- F1: no source is selected
- F2: wrong source is selected;
- F3: more than one source is selected and the multiplexer output is either a wired-AND or a wired-OR function of the sources, depending on the technology.



For demultiplexers under a fault, for a given destination address:

- F4: no destination is selected
- F5: instead of, or in addition to the selected correct destination, one or more other destinations are selected




Addressing faults affecting the execution of an instruction may cause the following fault effects:

F6: one or more microorders not activated by the microinstructions of *I*

F7: microorders are erroneously activated by the microinstructions of *I*

F8: a different set of microinstructions is activated instead of, or in addition to, the microinstructions of *I*



The data storage faults:


F9: one or more cells stuck at 0 or 1; F10: one or more cells fail to make a $0 \rightarrow 1$ or $1 \rightarrow 0$ transitions;

F11: two or more pairs of cells are coupled;

For buses under a fault:

F12: one or more lines stuck at 0 or 1;

F13: one or more lines form a wired-OR or wired-AND function due to shorts or spurious coupling




Test Generation on DDS

Binary DD


with 2 terminal nodes and 2 outputs from each node

General case of DD


with $n \ge 2$ terminal nodes and $n \ge 2$ outputs from each node




Hierarchical Test Generation on DDs




Test Generation on High Level DDs



Test Generation for Microprocessors



Test Generation for Microprocessors




Experimental results

Experimental results with RISC processors

BW	ATPG	Time	Test	Faults
4	HTPG	0,08	224	900
	Synopsys	0,29	46	855
8	HTPG	0,10	224	1612
	Synopsys	0,75	64	1531
16	HTPG	0,13	224	3016
	Synopsys	1,86	73	2861
32	HTPG	0,15	224	5908
	Synopsys	5,57	84	5607

HTPG – high level Synopsys – gate level

Gate-level fault coverage - 100%



Conclusions

- Different fault models for different representation levels of digital systems can be replaced on DDs by the uniform node fault model
- It allows to represent groups of structural faults through groups of functional faults
- As the result, the complexity of fault representation can be reduced, and the simulation speed can be raised
- The fault model on DDs can be regarded as a generalization
 - of the classical gate-level stuck-at fault model, and
 - of the known higher level fault models

www.pld.ttu.ee/~raiub/